An Efficient System On-Chip Interconnect using Modified Smart Bias Circuit -2014
نویسندگان
چکیده
The most promising scheme for high-speed low power communication over long on-chip interconnects is Current-mode signaling (CMS) with dynamic overdriving scheme. A variation tolerant dynamic overdriving CMS scheme is proposed. The proposed CMS scheme employs a smart bias circuit in transmitter side. The smart bias is energy efficient and it reduces the delay. Current-mode signaling (CMS) scheme improves speed and reduces dynamic power consumption and it overcomes the drawback of voltage mode signaling. Although it consumes static power, it has a direct tradeoff between speed and static power. As the rise and fall delay is equal thereby it increases the throughput. However the voltage swing is decreased, the noise
منابع مشابه
A novel compact circuit for 4-PAM energy-efficient high speed interconnect data transmission and reception
-Transmission of signals, whether on-chip or off-chip, places severe constraints on timing and extracts a large price in energy. New silicon device technologies, such as backplane CMOS, provide a programmable and adaptable threshold voltage as an additional tool that can be used for low power design. We show that one particularly desirable use of this freedom is energy-efficient high-speed tran...
متن کاملCongestion estimation of router input ports in Network-on-Chip for efficient virtual allocation
Effective and congestion-aware routing is vital to the performance of network-on-chip. The efficient routing algorithm undoubtedly relies on the considered selection strategy. If the routing function returns a number of more than one permissible output ports, a selection function is exploited to choose the best output port to reduce packets latency. In this paper, we introduce a new selection s...
متن کاملCarbon Nanotube Based Delay Model For High Speed Energy Efficient on Chip Data Transmission Using: Current Mode Technique
Speed is a major concern for high density VLSI networks. In this paper the closed form delay model for current mode signalling in VLSI interconnects has been proposed with resistive load termination. RLC interconnect line is modelled using characteristic impedance of transmission line and inductive effect. The inductive effect is dominant at lower technology node is modelled into an equivalent ...
متن کاملEnergy Efficient Design of Static Asymmetric Low Swing On-Chip Interconnect Circuits
In this paper, an energy efficient design of asymmetric high performance low swing CMOS driver receiver pair for driving global on-chip interconnects is proposed. The design is implemented on 90nm CMOS technology using HSPICE. The proposed CMOS driver receiver pair reduces the power by 35.45% as compared to the static driver with conventional level converter (CLC). The design is also compared w...
متن کاملInductor based Circuit Techniques for Chip-to-Chip Interconnect and Standing Wave Clock Generation
There is few report of applying on-chip inductor to high-speed digital circuit, while it is useful passive element for RF circuit design. The on-chip inductor helps the digital circuit operate faster and can reduce the power consumption, because the inductance can cancel the capacitive load of the active device. In this manuscript, we present two conspicuous cases where on-chip inductor has bee...
متن کامل